US
0 suggestions are available, use up and down arrow to navigate them
PROCESSING APPLICATION
Hold tight! We’re comparing your resume to the job requirements…

ARE YOU SURE YOU WANT TO APPLY TO THIS JOB?
Based on your Resume, it doesn't look like you meet the requirements from the employer. You can still apply if you think you’re a fit.
Job Requirements of Silicon DV Engineer III:
-
Employment Type:
Contractor
-
Location:
Redwood City, CA (Onsite)
Do you meet the requirements for this job?

Silicon DV Engineer III
BCforward
Redwood City, CA (Onsite)
Contractor
$85.00 - $95.00/Hour
Silicon DV Engineer IIIBCforward is currently seeking a highly motivated Silicon DV Engineer III for a Remote Role. Position Title: Silicon DV Engineer IIILocation: Remote RoleAnticipated Start Date: ASAPPlease note this is the target date and is subject to change. BCforward will send official notice ahead of a confirmed start date.Expected Duration: 12 Months Job Type: Contract - [FULL TIME (40 Hours a week)]Pay Range: $85.00/hr.-$95.00/hr.Please note that actual compensation may vary within this range due to factors such as location, experience, and job responsibilities, and does not encompass additional non-standard compensation (e.g., benefits, paid time off, per diem, etc.). Job Description: Duties:
- Responsible for low power verification including both dynamic and static verification
- Write and augment existing testplans.
- Implement testbench and scoreboards / checkers.
- Implement test sequences as per plan and debug failures
- Achieve 100% functional, code, and power coverage
- Work closely with designers, micro architects & f/w to resolve issues
- Ability to communicate & articulate clearly progress / issues with project leads
- 7+ years of proven experience as a DV engineer
- Implied: Candidate will have hands on Experience with executable test plans and Coverage Driven verification
- Hands on experience with SV (SystemVerilog) and UVM (Universal Verification Methodology)
- Hands on Experience with Synopsys VCS / Verdi or Cadence Incisive tools
- Experience with UPF based simulation flow
- 2+ Years of experience with C/C++
- Power and performance FPGA validation
- Hifi4, TIE, CNN, DSP, fixed point, floating point, SONICS, python.
- Experience with Power Aware GLS flow
- Tcl and Python (or similar) scripting language
- ASIC design experience
- Experience in formal property verification of complex compute blocks like DSP, CPU or HW accelerators
- Experience with complex SoCs
- Knowledge of coverage merging across simulation and formal
- MSEE/CS or equivalent experience
Interested candidates please send resume in Word format Please reference job code 244291 when responding to this ad.
Get job alerts by email.
Sign up now!
Join Our Talent Network!
Salary Details
This salary was provided in the Job Posting.
$85-$95
Hourly Salary