US
0 suggestions are available, use up and down arrow to navigate them
PROCESSING APPLICATION
Hold tight! We’re comparing your resume to the job requirements…

ARE YOU SURE YOU WANT TO APPLY TO THIS JOB?
Based on your Resume, it doesn't look like you meet the requirements from the employer. You can still apply if you think you’re a fit.
Job Requirements of Silicon DV Engineer II:
-
Employment Type:
Contractor
-
Location:
Sunnyvale, CA (Onsite)
Do you meet the requirements for this job?

Silicon DV Engineer II
BCforward
Sunnyvale, CA (Onsite)
Contractor
$70.00 - $80.00/Hour
Silicon DV Engineer IIBC forward is currently seeking the initiative to take Silicon DV Engineer III for a (Remote) Location. Position Title: Silicon DV Engineer IIILocation: Bay Area Remote Anticipated Start Date: 3/25/2025Please note this is the target date and it is subject to change. BC forward will send official notice ahead of a confirmed start date. Expected Duration: 12+ Months ContractJob Type: ContractPay Range: $70/hr. to Max $80/HR W2 Please note that actual compensation may vary within this range due to factors such as location, experience, and job responsibilities, and does not encompass additional non-standard compensation (e.g., benefits, paid time off, per diem, etc.). Summary:Key Projects/Day-to-Day Responsibilities:
- Work with researchers and architects defining verification plans for each of the different core IP.
- Define and track detailed test plans for the different modules and top levels.
- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
- Debug, root-cause and resolve functional failures in the design, partnering with the Design team
- Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
- Design verification Engineer with 5+ years of hands-on experience in Verilog, System Verilog, C/C++ based verification and UVM methodology.
Qualifications
- Bachelor's degree in computer science, Computer Engineering, relevant technical field, or equivalent practical experience
Must-Have Skills
- Hands-on experience in Verilog, System Verilog (engineering)
- C/C++ based verification and UVM methodology
- Needs to have experience writing python scripts
- Being able to write from scratch UVM methods
- Simulation or relation experience
Interested candidates please send resume in Word format Please reference job code 236461 when responding to this ad.
Get job alerts by email.
Sign up now!
Join Our Talent Network!
Salary Details
This salary was provided in the Job Posting.
$70-$80
Hourly Salary